AMD HD8650WCGHBOX Arkusz Danych Pobierz pdf (Strona 29)

Product Errata 29

Revision Guide for AMD Family 10h Processors

41322 Rev. 3.16 February 2008

264 Incorrect DRAM Data Masks Asserted When DRAM Controller

Data Interleaving Is Enabled

Description

The processor may incorrectly assert the DRAM data masks for writes less than a cacheline when

DRAM controller data interleaving is enabled.

Potential Effect on System

Data corruption.

Suggested Workaround

BIOS should set MSRC001_001F[36] (DisDatMsk) to 1b when F2x110[5] (DctDatIntLv) is set to 1b.

Fix Planned

Yes.

1 2 ... 24 25 26 27 28 29 30 31 32 33 34 ... 47 48

Brak uwag

AMD HD8650WCGHBOX Arkusz Danych Strona 29